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Summary  Due  to  high  performance  demands  of  the  consumer  electronics  and  processing
systems,  like  servers,  the  number  of  cores  is  increasing  on  System-on-Chip  (SoC).  Network-
on-Chip (NoC)  is  suitable  approach  for  reducing  the  communication  bottleneck  of  multicore
System-on-Chip.  With  the  integration  of  3D  IC  technology,  the  3D  Network-on-Chip  design
enhances  the  execution  rate  and  decreases  power  utilisation  by  replacing  long  ﬂat  intercon-
nects with  short  vertical  ones.  New  compact  architectures  are  possible  by  arranging  the  cores  in
three-dimensions.  Optimised  routing  algorithms  can  provide  higher  execution  speed  along  with
reduced energy  consumption.  In  this  paper  an  efﬁcient  routing  algorithm  for  3D  Torus  topology
architecture  is  proposed.  A  modiﬁed  quadrant-based  routing  algorithm  for  3D  torus  NoC  archi-
tecture is  proposed  which  is  primarily  based  on  division  of  space  into  different  quadrants  and
also adopting  a  path  which  encounters  least  hops  to  connect  to  the  destination  node.  The  pro-
posed algorithm  is  compared  with  other  3D  routing  algorithms  like  XYZ  dimension  order  routing
and the  simulated  results  shows  that  the  proposed  algorithm  has  least  latency.
© 2016  Published  by  Elsevier  GmbH.  This  is  an  open  access  article  under  the  CC  BY-NC-ND  license
(http://creativecommons.org/licenses/by-nc-nd/4.0/).
(ntroductions  the  number  of  cores  is  increasing  to  meet  the  high  per-
ormance  requirement  of  the  Multiprocessor  System-on-Chip
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icenses/by-nc-nd/4.0/).SoC),  the  Network-on-Chip  (NoC)  offered  a  scalable  and
lternative  method  for  communication  in  place  of  bus  based
ystem  which  had  limitation  of  the  bandwidth  and  more
ower  consuming  (Dally  and  Towles,  2004).  However,  as
umber  of  cores  increases  on  the  chip,  three-dimensional
3D)  Network-on-Chip  provides  an  attractive  option  to
educe  the  long  ﬂat  interconnect  with  the  short  vertical
ne  with  the  advantage  of  high  throughput,  low  latency
nd  low  power  consumption.  With  the  3D  integration  many
eterogeneous  circuits  can  be  stacked  vertically  and  can
icle under the CC BY-NC-ND license (http://creativecommons.org/
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Proposed 3D NoC routing algorithmFigure  1  3D  Mesh  topology.
be  connected  by  using  through-silicon-vias  (TSVs)  (Cilardo
and  Fusella,  2016).  TSVs  provide  the  communication  links
between  different  layers.  Because  of  very  short  and  ﬁne
links  they  provide  low  delay,  low  power  and  high  bandwidth
communication  channel.  The  cost  of  designing  TSV  is  high
and  also  very  complex  process  with  poor  yields  and  defects.
Instead  of  using  TSV  for  all  inter  layer  nodes,  which  causes
signiﬁcant  area  overhead  and  cost,  a  combination  of  2D  and
3D  router  with  few  TSV  can  be  utilised  (Chen  et  al.,  2015).
The  topology  decides  the  physical  architecture  of  the
interconnection  network.  The  most  common  topologies  are
mesh,  torus,  ring  etc.  for  both  2D  and  3D  NoCs  (Ansari  et  al.,
2015a).  3D  Mesh  topology  is  shown  in  Fig.  1.
The  performance  of  the  3D  NoC  can  be  signiﬁcantly
affected  by  the  routing  algorithm  (Chen  et  al.,  2015).  There-
fore,  it  is  always  challenging  to  design  optimum  routing
algorithm  for  the  given  topology.  Routing  algorithms  should
be  designed  to  give  low  latency  and  high  throughput  with
M
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Figure  3  Proposed  roFigure  2  3D  Torus  topology  (proposed).
o  congestion  and  deadlock  along  with  fault  tolerant  abil-
ty  (Ansari  et  al.,  2015b).  Various  routing  algorithms  were
roposed  for  the  3D  NoCs  like  Ebrahimi  et  al.  (2014)  given
lgorithm  for  3-D  mesh  based  NoCs  to  distribute  the  unicast
nd  multicast  trafﬁc.  Khan  and  Ansari  (2011a)  presented
n  efﬁcient  routing  algorithm  Quadrant-based  XYZ  DOR  for
D  Asymmetric  Torus.  Khan  and  Ansari  (2011b)  presented  a
outing  algorithm  based  on  binary  search  tree  (BST)  for  the
opology  based  on  modiﬁed  binary  tree.
The  contribution  of  present  work  consists  of  proposing  an
lgorithm  for  the  3D  Asymmetric  torus  with  reduced  vertical
inks.  A  modiﬁed  quadrant-based  routing  algorithm  for  3D
orus  NoC  architecture  is  based  on  ﬁrst  dividing  the  space
nto  different  quadrants  and  then  adopting  the  path  which
ives  least  hops  to  connect  to  the  destination  node.  Topology
or  the  proposed  algorithm  is  shown  in  Fig.  2.ost  important  thing  in  the  NoC  design  is  its  topology  and
outing  algorithm.  Sending  packets  from  Source  node  (S)  to
uting  algorithm.
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he  Destination  node  (D)  efﬁciently  from  various  available
aths  without  any  congestion  or  fault  with  low  cost  is  the
ain  goal  of  the  routing  algorithm.
uadrant-based  algorithm
n  this  algorithm  the  whole  node  plane  is  divided  into  four
uadrants  and  then  checks  the  two  basic  queries:(a)  Are  quadrants  of  S  and  D  are  different?
b)  Is  the  difference  between  S  and  D  node  are  greater  than
the  centre  of  the  plane?
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If  the  both  (a)  and  (b)  are  correct  then  the  nearest  wrap
round  edge  to  S  is  used  by  applying  quadrant  based  algo-
ithm.
roposed  algorithm
he  above  algorithm  considers  each  layers  node  are  ver-
ically  connected  with  the  node  below  or  above  layer  by
ink  using  the  3D  routers  via  TSVs.  But  this  is  not  the  actual
ase,  because  of  the  high  cost  and  area  overheads  only  few
ertical  links  are  available.  In  the  proposed  algorithm  the
acket  is  sent  to  the  destination  layer  ﬁrst  and  then  the
uadrant-based  algorithm  is  implemented.  The  ﬂow  chart
or  the  proposed  algorithm  is  shown  in  Fig.  3.
Modiﬁed  quadrant-based  routing  algorithm  for  3D  Torus  NOC  arc
Table  1  Performance  comparison  of  the  proposed
algorithm.
Parameters/algorithm  Proposed  XYZ  DOR  Quad-based
R
A
A
C
C
D
E
K
Khan, M.A., Ansari, A.Q., 2011b. An efﬁcient tree-based topology
for Network-on-Chip. In: Proc. World Congress on Informa-Average  delay  0.60  ns  0.80  ns  0.65  ns
No. of  hops  7  11  8
Implementation
The  proposed  algorithm  is  written  in  Verilog  Register  Trans-
fer  Logic  (RTL).  The  circuit  designed  for  the  algorithm  takes
input  as  the  network  size,  input  node  and  destination  node
give  results  as  the  path  to  be  taken  for  the  packet  to
reach  destination.  The  synthesis  of  the  proposed  algorithm  is
achieved  on  the  Xilinx  Virtex-5  XC5VLX110  T  FPGA  kit,  manu-
factured  by  DIGILENT.  It  is  found  that  the  proposed  algorithm
for  4  ×  4  ×  3  Torus  architecture  produce  better  performance
as  compared  to  XYZ  algorithm  and  quadrant-based  algorithm
as  shown  in  Table  1.
Conclusion and  future work
In  the  present  work  a  modiﬁed  quadrant-based  routing  algo-
rithm  for  3D  torus  NoC  architecture  is  proposed.  With  the
proposed  algorithm  packet  is  sent  from  the  source  to  des-
tination  with  less  latency.  With  the  less  number  of  vertical
links  or  TSVs  the  hardware  requirement  is  reduced  in  this
case  with  better  performance.  As  extension  to  current  work
in  future,  it  is  planned  to  accommodate  the  faults  and  con-
gestion  in  routing  algorithm  and  also  explore  the  power
analysis.hitecture  721
eferences
nsari, A.Q., Khan, M.A., Ansari, M.R., 2015a. Advancement in
energy efﬁcient routing algorithms for 3-D Network-on-Chip
architecture. In: Proc. National Conference on Emerging Trends
and Electrical and Electronics Engg. (ETEEE-2015), New Delhi,
pp. 104—110.
nsari, A.Q., Khan, M.A., Ansari, M.R., 2015b. Performance Eval-
uation of Various Parameters of Network-On-Chip (NoC) for
Different Topologies,’’. In: 12th IEEE India International Confer-
ence (Indicon 2015), New Delhi, 17-20 December.
hen, C., Enachescu, M., Cotofana, S.D., 2015. Enabling vertical
wormhole switching in 3D NoC-Bus hybrid systems. In: Proc.
Design Automation & Test in Europe Conference & Exhibition
(DATE), 9—13, March 2015, pp. 507—512.
ilardo, A., Fusella, E., 2016. Design automation for application-
speciﬁc on-chip interconnects: A survey. Integration l52,
102—121.
ally, W.J., Towles, B., 2004. Principles and Practices of Intercon-
nection Networks. Morgan Kaufmann, San Francisco, CA.
brahimi, M., Daneshtalab, M., Liljeberg, P., Plosila, J., Flich, J.,
Tenhunen, H., 2014. Path-based partitioning methods for 3D
networks-on-chip with minimal adaptive routing. IEEE Trans.
Comput. 63 (3), 718—733.
han, M.A., Ansari, A.Q., 2011a. Quadrant-based XYZ dimen-
sion order routing algorithm for 3-D asymmetric torus routing
chip. In: Proc. International Conference on Emerging Trends in
Networks and Computer Communications (ETNCC 2011), India,
pp. 121—124.tion and Communication Technology (WICT 2012), Mumbai, pp.
1316—1321.
